gabrielkheisa/ryzen-controller
1
0
Fork 0
mirror of https://gitlab.com/ryzen-controller-team/ryzen-controller.git synced 2024-12-22 10:03:28 +07:00
Code Issues Projects Releases Wiki Activity

See #7 Added fclock ryzenadj option.

Browse Source
This commit is contained in:
Quentin Decaunes 2019-03-10 10:17:28 +01:00
parent 36e1e9c675
commit 4ee045191d
4 changed files with 25 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
index.html
View File

@ -71,6 +71,24 @@
<input class="uk-range" type="range" min="20" max="100" value="30" repeat="vrm_current_m_a" id="vrm_current_m_a_range"> <input class="uk-range" type="range" min="20" max="100" value="30" repeat="vrm_current_m_a" id="vrm_current_m_a_range">
</div> </div>
</div> </div>
<h3>Minimum transmission frequency (Mhz)</h3>
<div class="uk-grid-small" uk-grid>
<div class="uk-width-1-6">
<input class="uk-input" type="number" min="800" max="1600" value="800" step="10" id="min_fclk_frequency" repeat="min_fclk_frequency_range">
</div>
<div class="uk-width-expand">
<input class="uk-range" type="range" min="800" max="1600" value="800" step="10" repeat="min_fclk_frequency" id="min_fclk_frequency_range">
</div>
</div>
<h3>Maximum transmission frequency (Mhz)</h3>
<div class="uk-grid-small" uk-grid>
<div class="uk-width-1-6">
<input class="uk-input" type="number" min="800" max="1600" value="1200" step="10" id="max_fclk_frequency" repeat="max_fclk_frequency_range">
</div>
<div class="uk-width-expand">
<input class="uk-range" type="range" min="800" max="1600" value="1200" step="10" repeat="max_fclk_frequency" id="max_fclk_frequency_range">
</div>
</div>
<p class="uk-margin"> <p class="uk-margin">
<button class="uk-button uk-button-primary" onClick="applyRyzenSettings()">Apply</button> <button class="uk-button uk-button-primary" onClick="applyRyzenSettings()">Apply</button>
<button class="uk-button uk-button-secondary" uk-toggle="target: #modal-new-preset">Save to preset</button> <button class="uk-button uk-button-secondary" uk-toggle="target: #modal-new-preset">Save to preset</button>

2
js/app.js
View File

@ -41,6 +41,8 @@ function applyRyzenSettings() {
break; break;
case "--tctl-temp=": case "--tctl-temp=":
case "--max-fclk-frequency=":
case "--min-fclk-frequency=":
value = value; value = value;
break; break;

2
js/methods.js
View File

@ -322,6 +322,8 @@ function getCurrentSettings(keyType) {
"--slow-limit=": document.getElementById('ppt_slow_limit_w').value, "--slow-limit=": document.getElementById('ppt_slow_limit_w').value,
"--tctl-temp=": document.getElementById('temperature_limit_c').value, "--tctl-temp=": document.getElementById('temperature_limit_c').value,
"--vrmmax-current=": document.getElementById('vrm_current_m_a').value, "--vrmmax-current=": document.getElementById('vrm_current_m_a').value,
"--min-fclk-frequency=": document.getElementById('min_fclk_frequency').value,
"--max-fclk-frequency=": document.getElementById('max_fclk_frequency').value,
}; };
} else { } else {
var inputs = document.querySelectorAll('#controller-tab input'); var inputs = document.querySelectorAll('#controller-tab input');

4
js/options_description.json
View File

@ -3,5 +3,7 @@
"ppt_fast_limit_w": "The amount of power the CPU can draw while boost levels on.", "ppt_fast_limit_w": "The amount of power the CPU can draw while boost levels on.",
"ppt_slow_limit_w": "The amount of power the CPU can draw while boost levels off.", "ppt_slow_limit_w": "The amount of power the CPU can draw while boost levels off.",
"temperature_limit_c": "The temperature the CPU can reach before boost levels off.", "temperature_limit_c": "The temperature the CPU can reach before boost levels off.",
"vrm_current_m_a": "The limit of current we let the motherboard deliver to the CPU." "vrm_current_m_a": "The limit of current we let the motherboard deliver to the CPU.",
"max_fclk_frequency": "Fabric is AMD's marketing term for the bus connection that connects processor dies (GPU/CPU). This define the bus's max. clock limit.",
"min_fclk_frequency": "Fabric is AMD's marketing term for the bus connection that connects processor dies (GPU/CPU). This define the bus's min. clock limit."
} }