gabrielkheisa/ryzen-controller
1
0
Fork 0
mirror of https://gitlab.com/ryzen-controller-team/ryzen-controller.git synced 2024-12-22 10:03:28 +07:00
Code Issues Projects Releases Wiki Activity

Updated ryzenadj to 0.5.1.

Browse Source
This commit is contained in:
Quentin Decaunes 2019-06-05 13:50:46 +02:00
parent 35b3505f4c
commit 52ad83863d
6 changed files with 61 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
bin/demo.bat
View File

@ -1,2 +1,2 @@
%~dp0\ryzenadj.exe --stapm-limit=4000 --fast-limit=5000 --slow-limit=5000 --tctl-temp=90 %~dp0\ryzenadj.exe --stapm-limit=40000 --fast-limit=45000 --slow-limit=45000 --tctl-temp=90
pause pause

BIN
bin/libryzenadj.dll
View File

Binary file not shown.

BIN
bin/libryzenadj.exp
View File

Binary file not shown.

BIN
bin/libryzenadj.lib
View File

Binary file not shown.

BIN
bin/ryzenadj.exe
View File

Binary file not shown.

60
bin/ryzenadj.h Normal file
View File

@ -0,0 +1,60 @@
/* SPDX-License-Identifier: LGPL */
/* Copyright (C) 2019 Jiaxun Yang <jiaxun.yang@flygoat.com> */
/* RyzenAdj API */
#ifndef RYZENADJ_H
#define RYZENADJ_H
#ifdef __cplusplus
extern "C" {
#endif
#include "nb_smu_ops.h"
#ifdef _WIN32
#define EXP __declspec(dllexport)
#define CALL __stdcall
#else
#define EXP
#define CALL
#endif
#define RYZENADJ_VER 5
typedef struct {
nb_t nb;
pci_obj_t pci_obj;
smu_t mp1_smu;
smu_t psmu;
} *ryzen_access;
EXP ryzen_access CALL init_ryzenadj();
EXP void CALL cleanup_ryzenadj(ryzen_access ry);
EXP int CALL set_stapm_limit(ryzen_access, uint32_t value);
EXP int CALL set_fast_limit(ryzen_access, uint32_t value);
EXP int CALL set_slow_limit(ryzen_access, uint32_t value);
EXP int CALL set_slow_time(ryzen_access, uint32_t value);
EXP int CALL set_stapm_time(ryzen_access, uint32_t value);
EXP int CALL set_tctl_temp(ryzen_access, uint32_t value);
EXP int CALL set_vrm_current(ryzen_access, uint32_t value);
EXP int CALL set_vrmsoc_current(ryzen_access, uint32_t value);
EXP int CALL set_vrmmax_current(ryzen_access, uint32_t value);
EXP int CALL set_vrmsocmax_current(ryzen_access, uint32_t value);
EXP int CALL set_psi0_current(ryzen_access, uint32_t value);
EXP int CALL set_psi0soc_current(ryzen_access, uint32_t value);
EXP int CALL set_max_gfxclk_freq(ryzen_access, uint32_t value);
EXP int CALL set_min_gfxclk_freq(ryzen_access, uint32_t value);
EXP int CALL set_max_socclk_freq(ryzen_access, uint32_t value);
EXP int CALL set_min_socclk_freq(ryzen_access, uint32_t value);
EXP int CALL set_max_fclk_freq(ryzen_access, uint32_t value);
EXP int CALL set_min_fclk_freq(ryzen_access, uint32_t value);
EXP int CALL set_max_vcn(ryzen_access, uint32_t value);
EXP int CALL set_min_vcn(ryzen_access, uint32_t value);
EXP int CALL set_max_lclk(ryzen_access, uint32_t value);
EXP int CALL set_min_lclk(ryzen_access, uint32_t value);
#ifdef __cplusplus
}
#endif
#endif