mirror of
https://gitlab.com/ryzen-controller-team/ryzen-controller.git
synced 2024-12-23 10:33:27 +07:00
7a829f184f
BREAKING CHANGE: ⚠ Please avoid using v1 and v2 simultaneously. This version is stable enough to be released but is still under heavy development, **You may encounter bugs, if you encounter any, you can uninstall this version and go back to v1.** For users: - Users can now share presets and vote for them. - New installer/uninstaller with customizable installation path - #66 Add multi-language: English, Français, 简体中文, Deutsch, Türkçe. - Presets triggers are now in preset tabs with more options - Added splash screen - Better night mode - Release tab now open browser - Notifications are now handled within the app/system accordingly to the app's minimized state For developers: - Now using React and TypeScript - Switched from npm to yarn: https://github.com/electron-userland/electron-builder/issues/1147#issuecomment-276284477 - Updated Continuous Delivery Contributors: @rikoopa @Jamiexhz @Silvaburn#3669
61 lines
1.9 KiB
C
61 lines
1.9 KiB
C
/* SPDX-License-Identifier: LGPL */
|
|
/* Copyright (C) 2019 Jiaxun Yang <jiaxun.yang@flygoat.com> */
|
|
/* RyzenAdj API */
|
|
|
|
#ifndef RYZENADJ_H
|
|
#define RYZENADJ_H
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
#include "nb_smu_ops.h"
|
|
|
|
#ifdef _WIN32
|
|
#define EXP __declspec(dllexport)
|
|
#define CALL __stdcall
|
|
#else
|
|
#define EXP
|
|
#define CALL
|
|
#endif
|
|
|
|
#define RYZENADJ_VER 5
|
|
|
|
typedef struct {
|
|
nb_t nb;
|
|
pci_obj_t pci_obj;
|
|
smu_t mp1_smu;
|
|
smu_t psmu;
|
|
} *ryzen_access;
|
|
|
|
EXP ryzen_access CALL init_ryzenadj();
|
|
|
|
EXP void CALL cleanup_ryzenadj(ryzen_access ry);
|
|
|
|
EXP int CALL set_stapm_limit(ryzen_access, uint32_t value);
|
|
EXP int CALL set_fast_limit(ryzen_access, uint32_t value);
|
|
EXP int CALL set_slow_limit(ryzen_access, uint32_t value);
|
|
EXP int CALL set_slow_time(ryzen_access, uint32_t value);
|
|
EXP int CALL set_stapm_time(ryzen_access, uint32_t value);
|
|
EXP int CALL set_tctl_temp(ryzen_access, uint32_t value);
|
|
EXP int CALL set_vrm_current(ryzen_access, uint32_t value);
|
|
EXP int CALL set_vrmsoc_current(ryzen_access, uint32_t value);
|
|
EXP int CALL set_vrmmax_current(ryzen_access, uint32_t value);
|
|
EXP int CALL set_vrmsocmax_current(ryzen_access, uint32_t value);
|
|
EXP int CALL set_psi0_current(ryzen_access, uint32_t value);
|
|
EXP int CALL set_psi0soc_current(ryzen_access, uint32_t value);
|
|
EXP int CALL set_max_gfxclk_freq(ryzen_access, uint32_t value);
|
|
EXP int CALL set_min_gfxclk_freq(ryzen_access, uint32_t value);
|
|
EXP int CALL set_max_socclk_freq(ryzen_access, uint32_t value);
|
|
EXP int CALL set_min_socclk_freq(ryzen_access, uint32_t value);
|
|
EXP int CALL set_max_fclk_freq(ryzen_access, uint32_t value);
|
|
EXP int CALL set_min_fclk_freq(ryzen_access, uint32_t value);
|
|
EXP int CALL set_max_vcn(ryzen_access, uint32_t value);
|
|
EXP int CALL set_min_vcn(ryzen_access, uint32_t value);
|
|
EXP int CALL set_max_lclk(ryzen_access, uint32_t value);
|
|
EXP int CALL set_min_lclk(ryzen_access, uint32_t value);
|
|
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
#endif
|